|  |  |  |  |
| --- | --- | --- | --- |
| **eight\_bit\_modulo\_counter\_async\_reset Project Status** | | | |
| **Project File:** | Lab4.xise | **Parser Errors:** |
| **Module Name:** | eight\_bit\_modulo\_counter\_async\_reset | **Implementation State:** | New |
| **Target Device:** | xc3s500e-4ft256 | * **Errors:** |  |
| **Product Version:** | ISE 14.7 | * **Warnings:** |  |
| **Design Goal:** | Balanced | * **Routing Results:** |  |
| **Design Strategy:** | Xilinx Default (unlocked) | * **Timing Constraints:** |  |
| **Environment:** |  | * **Final Timing Score:** |  |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Detailed Reports** | | | | | | **[-]** |
| **Report Name** | **Status** | **Generated** | **Errors** | **Warnings** | **Infos** | |
| Synthesis Report |  |  |  |  |  | |
| Translation Report |  |  |  |  |  | |
| Map Report |  |  |  |  |  | |
| Place and Route Report |  |  |  |  |  | |
| Power Report |  |  |  |  |  | |
| Post-PAR Static Timing Report |  |  |  |  |  | |
| Bitgen Report |  |  |  |  |  | |

|  |  |  |  |
| --- | --- | --- | --- |
| **Secondary Reports** | | | **[-]** |
| **Report Name** | **Status** | **Generated** | |

**Date Generated:** 11/15/2017 - 16:16:47